

Sri Shridevi Charitable Trust (R.)


SHRIDEVI INSTITUTE OF ENGINEERING & TECHNOLOGY

(An ISO 9001:2008 Certified Institution)

(Recognized by Govt. of Karnataka,

Affiliated to VTU, Belagavi & Approved by the AICTE, New Delhi)

NH-4, Sira Road, TUMAKURU - 572106, Karnataka.



DEPARTMENT OF Electronics and Communication

ASSIGNMENT BOOK

Name : Mr. / Ms. David.s


Subject : Microprocessor

Subject Code : 17EC46

Semester : IV Sem

USN :

1	S	V	1	7	E	C	0	0	3
---	---	---	---	---	---	---	---	---	---



Manjunath

PRINCIPAL
SIET, TUMAKURU.

ASSIGNMENT MARKS

Date	Assignment No.	Max. Marks	Marks Obtained	Course Instructor Signature
20/2/19	1	10	10	<i>[Signature]</i> 20/2
5/03/19	2	10	10	<i>[Signature]</i> 13
03/04/19	3	10	10	<i>[Signature]</i> 3/4
29/04/19	4	10	10	<i>[Signature]</i> 29/4
10/05/19	5	10	10	<i>[Signature]</i> 10/5
	Average	10	10	<i>[Signature]</i> 25/5

CERTIFICATE

This is to certify that Mr./Ms. Daniel.s
 with USN 1SV17E603 has satisfactorily completed the course of
 assignments in the subject of Microprocessor as prescribed
 by the Visvesvaraya Technological University for the 2nd / IV Sem year / semester
E & C B.E. / M.Tech. MBA degree course in the year 2018 -2019

[Signature]
 Signature of the
 Student

[Signature]
 25/5/19
 Course Instructor

[Signature]
 Head of the
 Department

Assignment-1

1. What is microprocessor? briefly discuss the evolution of microprocessors.

→ The microprocessor is a program controlled semiconductor device (IC), which fetches (from memory), decodes and executes instructions. It is used as CPU in computers. The basic functional blocks of a microprocessor are ALU (Arithmetic and Logic Unit), an array of Registers and a control unit. The microprocessor is identified with time. The 8086 processor has 16-bit ALU, the 80486 processor has 32-bit ALU, hence it is called 32-bit processor. The 8086 processor has 16-bit ALU, hence it is called 16-bit processor. The 80486 processor has 32-bit ALU, hence it is called 32-bit processor.

The evolution of microprocessors:

History shows us that the ancient Babylonians first began using the abacus in about 500BC. This calculating machine eventually sparked human mind into the development of calculating machinery that uses gears and wheels. In 1971 Intel Corporation released the world's first microprocessor the Intel 4004, a 4-bit microprocessor it addresses 4096 memory locations of word size 4-bit. The instruction set consist of 45 different instructions. It is manufactured using PMOS Technology. The Intel 4004, was soon followed by a variety of microprocessors with most of the major semiconductor manufacturers producing one or more types.

- * First generation microprocessors
- * Second generation microprocessors
- * Third generation microprocessors

* Fourth generation microprocessors

Nandan Kumar

What is microcomputer? what are the components required to build the minimum microcomputer system explain with neat Diagram.

⇒ A micro-computer system includes two principal components, hardware and software. The hardware is the name given to the physical devices and circuits of the computer system refers to the program written for the computer. Firmware is the term given to the program stored in ROM's or in other devices that keep their stored information even when the power is turned off.


A microcomputer is a system of one or more integrated circuit devices, you using semiconductor technology and digital logic to implement larger computer functions on a smaller scale.

There are three main elements in a microcomputer each has a special role to play in the overall operation of the computer system.

These are three main elements

1. Central processing unit (CPU)
2. Memory and
3. The I/p and o/p device or ports

The CPU → The heart of the microcomputer system is the CPU. It performs the numerical processing logical operations and timing functions.



The CPU operations are controlled by a set of Instructions called a program.

Programs are stored in the memory. Data is also kept in memory and processed according to programmed Instructions. The CPU reads in data and control signals through i/p ports, executes one Instruction at a time, and sends data and control signals to the outside world through the o/p ports. A Typical CPU consists of the following three units

- i) Registers
- ii) ALU
- iii) The control unit

With a neat block Diagram explain the Architecture of 8086


⇒ The 8086 Architecture can be broadly divided into two groups

- i) Execution unit [EU]
- ii) Bus Interface unit [BIU]

The Execution unit contains the data and address Registers, the arithmetic and logic unit and the control unit. The Bus interface unit contains segment registers, memory addressing logic and a six byte Instruction ~~object~~ code queue

The Execution unit and the BIU operate asynchronously. The EU waits for the instruction object code to be fetched from the memory by the BIU

The BIU fetches or prefetches the opcode (16-bits at a time) and loads it into the six byte queue. Whenever the EU is ready to execute a new instruction, it fetches the instruction opcode from the front of the instruction queue and executes the instruction in specified number of clock periods.



* 8086 Architecture *

Nandha Kumar

PRINCIPAL
SIET., TUMAKURU.

Explain the structure of flag register explaining each bits

→ The Execution unit has a 16-bit flag Register which indicates some condition affected by the execution of an instruction. Some bits of the flag register control certain operations of the EU. The flag Register in the EU contains nine active flags as shown in figure.

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
U	U	U	U	OF	DF	IF	TF	SF	ZF	U	AF	U	PF	U	CF

Six of the nine flags are used to indicate some condition produced by an instruction. These condition flags are also called status flags of 8086/8088 microprocessors. These are the carry flag, parity flag, Auxiliary carry flag, zero flag and sign flag. The other three control flags are trap flag, debug flag and interrupt flag.

* Condition flags: Carry Flag (CF): → This flag will be set to one if the addition of two 16-bit binary numbers produces a carryout of the most significant bit position or if there is a borrow to the MSB after subtraction. This flag is also affected when other Arithmetic Logical Instructions are executed.

Parity Flag (PF): This flag is set, if the result of the operation has an even number of 1's in the lower 8 bits of the result.

Auxiliary Carry Flag (AF): This flag is set, when there is a carry out of the lower nibble to the higher nibble or a borrow from the higher nibble to the lower. The Auxiliary carry flag is used for decimal adjust.

operation. The AF flag is of significance only for byte operations during which the lower order byte of the 16 bit word is used.

Zero flag (ZF): This flag is set when the result of an operation is zero. The flag is reset when the result is non-zero.

Sign flag (SF): The sign flag holds the arithmetic sign of the result after an arithmetic or logic instruction executes. If $S=1$, the result is negative and if $S=0$ the result of the arithmetic operation is +ve.

overflow flag (OF): This flag is set when an arithmetic overflow occurs. overflow means that the size of the result exceeded the storage capacity of the destination and a significant has been lost.


* Control flags: - Trap flag (TF): This is used for single stepping through a program. It is used for debugging the programs.

Interrupt flag (IF): It is used to allow/prohibit the interruption of a program. When the flag is set, it enables the interrupt from INTR. When the flag is reset (0), it disables the interrupt.

Direction flag (DF): It is used for string instruction. If the direction flag is set, the Index registers are decremented else the Index registers are incremented.

5. What is addressing mode explain the various Addressing mode with examples.
⇒ Addressing modes:

An instruction is divided into groups of bits called fields one field, called the operation code (or opcode), indicates what the operation code computer is to do, and the other fields, called the operands, indicate the information needed by the instruction in carrying out its task. Instruction format is shown in fig



general Instruction format

An operand may contain a datum, at least a part of the address of a datum, an indirect pointer to a datum, or other information pertaining to the data to be acted on by the instruction. "The way in which an operand is specified in an instruction is called as Addressing mode"

The 8086/8088 provides many different ways of addressing operands. operands may be contained in registers, within the instruction itself, in memory or in I/O ports. In addition, the addresses of memory and I/O port operands can be calculated in several different ways. These Addressing modes greatly extend the flexibility and convenience of the instruction set. The various 8086/8088

Addressing modes are:

Addressing modes

- 1) Register A.M
- 2) Immediate A.M
- 3) Relative A.M
- 4) Implied A.M

Memory Reference Modes

- 5) Direct A.M
- 6) Register Indirect A.M
- 7) Base A.M

- 8) Indexed A.M
- 9) Based Indexed A.M
- 10) String A.M

I/O Reference Mode

- 11) Direct I/O A.M
- 12) Indirect I/O A.M

is extended

* Implied Addressing mode: Instructions using this mode have no operands. The operands used to perform the operation depend on the particular instruction.

Ex: `CLC`; clear carry flag.

What is an instruction list and explain the different types of instructions.

⇒ Instruction set of 8086:

The 8086/8088 has approximately 117 different instructions with about 300 opcodes. The 8086/8088 instruction set contains zero operand, single operand and two operand instructions except for string instructions that involve unary operations. The 8086/8088 instructions do not permit memory-to-memory operations.

The instructions are divided into the following functional groups

- 1) Data transfer
- 2) Arithmetic
- 3) Bit Manipulation
- 4) String Manipulation
- 5) Control transfer
- 7) Process control

* Data transfer instructions:

Data transfer instructions move single byte, word and double word between memory and registers as well as between registers and between AL or AX and I/O ports. Stack manipulation instructions are included in this group as well as instructions for transferring flag contents of the loading segment registers. The data transfer group instructions can be sub-grouped as follows

- a) General purpose data transfer
- b) Input/output
- c) Address pointer
- d) Flag transfer

Ramesh Kumar

7. With examples explain the following instruction

i) MOV ES, CX

⇒ Register to Segment Register

MOV ES, CX ; Move the contents of CX Register to ES

Before execution: ES - [2000H] - 6556H CX: MOV, ES, CX

CX - 1000H

After execution: CX - 1000H

ES - [2000H] - 1000H

ii) PUSH Destination (PUSH ES)

⇒ POP transfers the word at the current top of stack (pointed by SP) to the destination operand and then increments SP by 2 to point to the new top of the stack. POP can be used to registers or memory. No flags are affected.

Destination ← (Top of Stack)

iii) XCHG AX, BX

⇒ XCHG [Exchange] switches the contents of source and destination operands. None of the flags are affected.

Dest ↔ Source

XCHG AX, BX ; Exchange the contents of AX and BX

iv) XLAT

⇒ XLAT (Translate Table) replaces a byte in the AL register with a byte from a 256 byte, zero-coded translate table. Register BX is assumed to point to the beginning of the table. It is replaced by the byte of the offset in the table corresponding to AL's binary value - the 1st byte in the table has an offset zero.

Memory Address

Before Execution

AL = 05H
 BX = 4000H
 DS = 3000H

30	34000
31	34001
32	34002
33	34003
34	34004
35	34005
36	34006
37	34007

AE:

AL = 35H
 BX = 4000H
 DS = 3000H

The 6th element of the translate table contains 35H, then AL will contain 35H.

$$AL = [DS * 16 + BX + AL]$$

v) LEA BX, [BX + DI + 1000H]

⇒ LEA (Load effective Address) transfers the offset of the source operand to the destination operand. The source operand must be a memory operand and the destination operand must be a 16-bit general register. LEA does not affect any flags.

Dest ← offset Address

LEA BX, [BX + DI + 1000H]

BX = 4000H

DI = 003CH

16-bit Disp = 1000H

BE: BX = 0400H, DI = 003CH

AE: BX = 0903H, DI = 003CH

vi) LDS SI, [10H]

⇒ LDS Loads 32-bit or two words from memory into specified destination and DS Register. Here the source must be a memory operand. A word is taken from memory location whose address is specified as source and loads it into specified destination register. Next word is taken from memory location whose address is calculated by adding two to source address and is loaded into DS Register.

DS ← Address of source

DS ← Address of source + 2

ex: LDS SI, [1011]

BE: DS = 0000H

SI = 3000H

M[00010] = 0180H

M[00012] = 2000H

AE = DS = 2000H

SI = 0180H

M[00010] = 0180H

M[00012] = 2000H

vii) ADC (X, DX)

→ ADC (Add with carry) sums the operands, which may be bytes or words, adds one if CF is set and replaces the destination operand with the result. Both operands may be signed or unsigned binary numbers. ADC updates AF, CF, OF, DF, SF and ZF. Since ADC incorporates a carry from a previous operation, it can be used to write routines to add numbers longer than 16-bits.

Ex: ADC (X, DX)

BE: (X = 1000H, DX = 2000H) ; (X = (X + DX) + CF)
DF = 0 CF = 0
AF: (X = 3000H, DX = 2000H) ; PF = 1 CF = 1

viii) DAA

→ DAA - Decimal Adjust for Addition corrects the result of previously added two valid packed decimal operands, (the destination operand must be Register AL). DAA changes the contents of AL to a pair of valid packed digits if updates AF, CF, PF, SF and ZF; then.

ix) CMP (X, BX)

BE: (X = 1000H, BX = 1000H) ; (X - BX) ZF = 1 PF = 1
AE: (X = 1000H, BX = 1000H)

x) DAS

⇒ DAS [Decimal Adjust for Subtraction] corrects the results of a previous subtraction of two valid packed decimal operands (the destination operand must have been specified as Register AL)

xi) IMUL

⇒ IMUL (Integer Multiply) produces a signed multiple of the source operand and the Accumulator if the source is a byte, then AL is multiplied and the double byte result is returned in Register AH and AL. If the source is a word then it is multiplied by Register AX and the double word result is returned to registers DX and AX if the upper half of the result is not sign extended from the lower half of the result, CF and OF are set, otherwise they are cleared.

xii) IDIV

⇒ This instruction is used to divide a signed word by a signed byte or to divide a signed double word by signed word.

xiii) call Delay

⇒ A subroutine or a procedure is a set of code that can be branched to and returned from in such a way that the code is as if it were entered at the point from which it is branched to. The branch to a procedure is referred to as the 'call' and the corresponding branch back is known as 'Return'.

xiv) JBE / JNA

⇒ Jump on Below or equal / Jump on not above transferred control to the target instruction if (CF or ZF = 1)

Assignment - 02

2. Explain the following instructions

i) CMPS

⇒ CMPS → (compare string) subtracts the destination byte or word (addressed by DI) from the source byte or word (addressed by SI). CMPS affects the flags but does not alter either operand updates SI and DI to point to the next string element and updates DF, SF, ZF, CF and AF

$$[DS:SI] - [ES:DI]$$

ii) SCAS

⇒ Scan string subtracts the destination string element (byte or word) addressed by DI from the contents of AL or AX and updates the flags, but does not alter the destination string or the Accumulator.

$$AL - [ES:DI]$$

iii) REPNZ

⇒ REP NZ [Repeat while not zero]

REP is used as a prefix for MOV and STOS instructions and is interpreted as "repeat while not end of string" ($CX \neq 0$)

REP NZ and REP NE operate mnemonics for the same prefix these instructions function as same as REPE and REPZ except that the zero flag must be cleared or the repetition is terminated

iv) INTO

⇒ Interrupt on overflow generates a slow interrupt if the overflow flag (OF) is set, otherwise control proceeds to the

Following Instruction without activating an Interrupt procedure. This activates the target Interrupt procedure (type 4) through the Interrupt pointer at location 10H. It clears the TF and IF. This may be written following an Arithmetic or logical operation to activate an Interrupt procedure if overflow occurs.

v) HLT

→ HLT (Halt) causes the processor to enter the halt stage. When RESET is extended processor comes out of halt stage.
* upon the receipt of an maskable Interrupt request on NMI
* or if interrupts are enabled, upon receipt of maskable Interrupt request on INTR
* It may be used as an alternative to an endless do-while loop in instructions where a program must wait for an Interrupt.

w) CLD

→ CLD (Clear Direction flag) → $DF=0$

vi) LOCK

→ Lock prefix causes the processor to assert the bus lock signals. Lock does not affect any flag. This instruction is mostly used with exchange register with memory instruction. This instruction is used in multiprocessor environment to tell all the other processors that they are disabled from using 8086's system bus.

3. With a neat diagram explain the pin diagram of 8086
⇒ The microprocessor 8086 is a 16 bit CPU available in three dual in-line packages i.e. DIP, PLCC and PLCC, packaged in a 40-pin CERDIP or plastic package. The 8086 operates in single

processor or multiprocessor configurations to achieve high performance. Some of the pins serve a particular function in minimum mode and others function in maximum mode.

		Maximum mode	Minimum mode
END	1	40 - VCC	
AD ₁₄	2	39 - AD ₁₅	
AD ₁₃	3	38 - A ₁₆ /S ₃	
AD ₁₂	4	37 - A ₁₇ /S ₄	
AD ₁₁	5	36 - A ₁₈ /S ₅	
AD ₁₀	6	35 - A ₁₉ /S ₆	
AD ₀₉	7	34 - B \bar{H} E/S ₇	
AD ₈	8	33 - $\overline{NW}/\overline{MX}$	
AD ₇	9	32 - \overline{RD}	
AD ₆	10	31 - $\overline{R\bar{A}}/\overline{C\bar{H}}\bar{T}_0$ ----- (HOLD)	
AD ₅	11	30 - $\overline{R\bar{A}}/\overline{C\bar{H}}\bar{T}_1$ ----- (HOLD A)	
AD ₄	12	29 - $\overline{L\bar{O}}\bar{T}\bar{R}$ ----- (\overline{WR})	
AD ₃	13	28 - S ₂ ----- (M/ $\bar{I}\bar{O}$)	
AD ₂	14	27 - S ₁ ----- (DT/ \bar{R})	
AD ₁	15	26 - S ₀ ----- (\overline{DEN})	
AD ₀	16	25 - $\bar{A}\bar{S}\bar{0}$ ----- (ALE)	
NMI	17	24 - $\bar{A}\bar{S}\bar{1}$ ----- ($\overline{IN\bar{T}A}$)	
INTR	18	23 - \overline{TEST}	
Clk	19	22 - READY	
END	20	21 - RESET	


Pin configuration of 8086

Write the general bus operation of 8086

→ All the processor bus cycles consist of at least four clock cycles. These are defined as T₁, T₂, T₃ and T₄. The Address is transmitted by the processor during T₁. It is present on the bus only for one cycle. During T₂ the next cycle, the bus is disabled for changing the direction of bus for the following data read cycle. The data transfer takes place during T₃ and T₄.

In case, an addressed device is slow and shows 'NOT READY' status, wait states (T_w) or inactive states


* Beneath Bus operation:



How the address bus and data bus are derived from system bus
 ⇒ Deriving System Bus:

Address Bus The 8086 has a multiplexed 16-bit address/data bus (AD_0-AD_{15}) and a multiplexed 4-bit address/status bus ($A_{16}, S_3-S_7, A_{14}, S_6$). The Address can be latched using ALE. For de-mux


- Having 20 address lines it requires three latches like 74373 out of three latches one is only for flip flops and the other two use all eight D_i indicates data i/p's. to latches and Q_i the o/p's.



Latching 20-Bit Address of 8086


Data Bus:

8086 has multiplexed 16 bit data bus in the form of AD_0-AD_{15} . The data can be separated from the address and buffered using two bidirectional buffers 74245. The data can be either transferred from MP to memory or from memory to MP in case of write and read operations. hence bidirectional.




Explain the minimum mode working of 8086 with a neat diagram
 In Minimum mode M/\bar{M} pin is logic 1. In this mode all the control signals are given out by the microprocessor chip itself. There is a single microprocessor in minimum mode system. The remaining components are latches, bus receivers, clock generator, memory and I/O devices. Some type of chip selection logic may be designed for selecting memory or I/O devices depending on the address map of the system. The latches use buffered output D-type flip-flops like 74LS-73 or 8282. They are used for separating the valid address from the multiplexed address/data signals and are controlled by the ALE signal by 8086.

$M/\bar{I/O}$	\bar{RD}	\bar{DEN}	Transfer Type
0	0	1	I/O Read
0	1	0	I/O write
1	0	0	Memory Read
1	1	0	Memory write




6. with a neat timing diagram explain the dead cycle and write cycle in minimum mode of 8086

⇒ The Read cycle begins on T_1 with ALE signal and $\overline{M/\overline{IO}}$ signal during negative going edge of this signal the valid address is latched on the local bus. The \overline{BHE} and $\overline{A_0}$ signals address low, high or both bytes. From T_1 to T_4 , the $\overline{M/\overline{IO}}$ signal indicates a memory or I/O operation.



Read cycle Timing Diagram for minimum mode




Write cycle Timing diagram for Minimum mode


7. With a neat timing diagram explain the read cycle and write cycle in maximum mode of 8086
 → In maximum mode 8086 is operated by strapping the $\overline{M/\overline{A}}$ pin to ground. In this mode processor drives the status

Signals \bar{S}_2 , \bar{S}_1 and \bar{S}_0 Another chip called bus controller decodes the control signals using this status information. In the maximum mode there may be more than one microprocessor in the system configuration.

* Read Timing in Maximum Mode:




* Write memory write Timing diagram in max mode:



Handwritten signature

8. Explain with the pin diagram of 74LS373 and 74LS245
 ⇒ Input/output ports are the devices through which the microprocessor communicates with other devices or external data sources/destinations

\overline{OE} operation is related with reading data from an input device and not an output device and not an output device and \overline{OEN} operation is related with writing data to an o/p device. The control word and status word may be written.



Latch o/p port

Buffer (I/O port)


The chip 74LS373, contains eight buffered latches and can be used as an 8-bit o/p port. The chip 74LS245 contains eight buffers and may be used as an 8-bit i/p port. The DIR pin is used for selecting the direction of data flow. The \overline{OE} and \overline{OS} are the chip selects of 74LS373 and 74LS245. D_5 and A_5 are the latch I/p's and o/p's.

9. Explain with a neat block diagram 8255 PIO

⇒ PIO 8255 [Programmable Input/Output Port]

The parallel input-output port chip 8255 is also known as programmable peripheral I/O port. The Intel's 8255 is

designed for use with Intel's 8-bit, 16-bit and higher capability microprocessors. It has 24 I/O lines which may be individually programmed in two groups of twelve lines each or 3 groups of 8 lines.



10. Explain the modes of operation of 8255

⇒ Modes of operation of 8255

* There are two basic modes of operation of 8255 - I/O mode and Bit set - Reset mode (BSR)


+ In I/O mode 8255 ports work as programmable I/O ports. In BSR mode only port C (PC_0-PC_7) can be used to set or

* under ^{send} I/O mode of operation there are three modes of operation of 8255. mode 0, mode 1 and mode 2.

BSR mode:

B ₃	B ₂	B ₁	selected Bits of write
0	0	0	B ₀
0	0	1	B ₁
0	1	0	B ₂
0	1	1	B ₃
1	0	0	B ₄
1	0	1	B ₅
1	1	0	B ₆
1	1	1	B ₇

* In this mode any of the 8-bits of port C can be set or reset depending on B₀ of the control word. The bit to be set or reset is selected by bit select flags B₃, B₂, and B₁ of the WCR.




⇒ B₃, B₂, B₁ are from 000 to 111 for bits B₀ to B₇

11. Initialize an I/O port 74LS245 to read the status of switches SW₁ to SW₈. The switches were checked once for 10 ms. else give the ip as zero to the microprocessor system. Show the status in register BL. The address of port is 0740.

```

⇒
MOV BL, 00H
MOV DX, 0740H
IN AL, DX
MOV BL, AL
HLT
    
```



Principals Signature



12. Using 74LS373 o/p ports and (7) Seven segment Display Design
 Seconds Counter that counts zero to nine. Draw the suitable
 Hardware Schimetic and write an ALD for this problem Assume
 that a Delay of one second is available as a subroutine.
 select the port address as 00081d

```

=>
XX: mov AL, 001d
YY: xor AL, AL, ; Clear AL
    out 001d, AL ; Display 01d
    call Delay
    inc AL
    (mp AL, 0A1d) ; compare with 0A1d
    jz XX
    jmp YY
  
```



Principals Signature
 PRINCIPAL
 SIET, TUMAKURU.

Microprocessor

Assignment - 03

1. Write an 8086 ALP to rotate the stepper motor in clock wise direction by 360° and then in anticlockwise by 180° . Assume 1.8° step and pulse delay.
2. Explain the following Int 21H DOS fn calls
i) 01H ii) 02H iii) 09H iv) 0AH
3. Differentiate b/w CISC and RISC the Von Neumann and Harvard Architecture
4. Explain the significance of control word register format of 8254
5. Write a program to generate triangular wave using DAC 0800

⇒

1. ALP to rotate the stepper motor in clock wise direction by 360° and then in anticlockwise direction by 180°

⇒

Assume CS: code segment

model small

code

mov AL, 33h

mov CX, 200

again 1: out port A, AL

call delay

ROR Delay

ROR AL, 01

Loop again 1

mov AL, 33h

mov CX, 100

again 2: out port A, AL

call delay

ROL AL, 01

Loop again 2

mov 031h

end start


N. Srinivasan

- 2
- * 01H : (character input with echo)
The function 01H takes the input character with echo or Read the character
 - * 02H : (Display the character)
The function 02H displays the character on the user screen
 - * 09H : (Display the message as string)
The function 09H displays the message as string on the user screen
 - * 0AH : (Buffered input)
The function 0AH is taken the Buffered input or Reads the Buffered input


3. Von-Neumann and Harvard Architecture of CPU

* Von-Neumann Architecture:

The passing of the Data and Address to the CPU is taken at a single time and is called Von-Neumann Architecture.



Von-Neumann Architecture



Harvard Architecture

* hardward Architecture: In the hardward Architecture the Data and Address is passed to the CPU @ is different path is called hardward Architecture

⇒

RISC


- * Simple Address mode are used
- * Instruction takes one or two cycles
- * Few Instructions
- * Most of them have multiple Register banks
- * Fixed format Instructions
- * Instruction is executed by hardward

CISC

- * complex Address mode are used
- * Instruction takes multiple cycles
- * complex Instruction set
- * Single Register Bank
- * variable format Instructions
- * Instruction is executed by Micro program.

4. 8254

* control word Register:



* SC → select counter
 * RL → Read and load
 * M → Mode selection
 * X → BCD / Hexa

The control word Register having the 8 bit of space that is named as shown and the D0 is BCD or hexa Decimal

N. Srinivasan

Count whenever we are using BCD count we select D_0 as 1 or D_0 as 0 till count hexadecimal values.

BCD	1
Hex	0

* Mode Selection:

M_2	M_1	M_0	operation
0	0	0	mode 0
0	0	1	mode 1
X	1	0	mode 2
X	1	1	mode 3
1	0	0	mode 4
1	0	1	mode 5

* Read and load the bytes:-

RL_1	RL_0	operation
0	0	Just counter
0	1	Read and load LSB first only
1	0	Read and load MSB first only
1	1	Read and load LSD first and then MSB

Where + LSD \rightarrow Least significant byte

* MSB \rightarrow Most significant byte

* Select counter:

SC_1	SC_0	operation
0	0	counter 0
0	1	counter 1
1	0	counter 2
1	1	illegal


5.



~~model~~ small
~~start~~ 10H
~~data~~
 portA

```

Assume CS:code
code segment
start: mov  AH,80H
       out  CR,AL
       mov  AL,00H
Back1: out  portA,AL
       inc  AL
       cmp  AL,FFH
       JB  Back1
Back1: out  portA,AL
       dec  AL
       cmp  AL,00
       JA  Back1
       jmp  Back1
code ends
end start
  
```



Principals Signature

PRINCIPAL
SIET., TUMAKURU.


Assignment-04

1. Explain the operation of i) PUSH and POP instruction
ii) CALL and RET instruction
2. Draw the interrupt vector table and write the sequence of operation that take place when interrupt is occurred
3. Differentiate b/w Procedures and Macros.
4. Write a program to generate a Delay of 10ms using 8086 microprocessor operating at 10MHz Frequency show the calculation for Delay
5. Explain the stack structure of 8086
6. What are methods that can be used to pass the parameter to the procedure explain any two of them
7. Write ALP to find factorial of given number.

1. *PUSH and POP instruction:

In the stack it contains a set of sequentially arranged data bytes, with the last bytes appearing on the top of stack.

When the PUSH instruction is done the element of the given address is pushed to the stack and whenever the POP instruction is called the elements present in the stack is taken to the main program it is done as First in Last out.



* Call and RET instructions:-

→ The call is instruction that calls the Subroutine to the main program. When even call is executed the subroutine of the call program is executed after that using RET instruction it come back to the main program.

⇒ RET:- The RET instruction that perform after every call instruction is completed and RET is executed to return back to the main program.

There are 4 types of RET instruction:

- i) RET with in segment
- ii) RET within segment and multiplied by 16-bit
- iii) RET with intersegment
- iv) RET with intersegment and multiplied by 16-bit

⇒ Interrupt vector table:-

		Address	Comments
Type 0	ISR IP	00001H	Reserved for divided by zero from
	CS;	00002H	
Type 1	ISR IP	00041H	Reserved for INT single step instruction
	CS;	00061H	
Type 2	ISR IP	00081H	Reserved for NMI
	CS;	000A1H	
Type 3	ISR IP	000C1H	Reserved for INT for byte instruction
	CS;	000E1H	
Type 4	ISR IP	00101H	Reserved for INTO for single instruction
	CS;	00121H	
Type N	! ! !	00141H	Reserved for INT 2 byte instruction
	ISR IP	00161H	
	CS;	00401H	
Type FF	! ! !	0040121H	
	ISR IP	003FEH	
	CS;	00FF1H	

FF = 255

* Type 0 interrupt:- when ever the divided by zero error is obtained in the program Type 0 interrupt is performed and Type 0 interrupt having highest priority than all other interrupts

* Type 1 interrupt:- when for single time delay is required then the INT interrupt instruction

* Type 2 interrupt:- when the NMI is performed it having separate PIN pin in the 8086 it also have a highest priority than all other interrupts except the Type 0 (divided by zero) instruction

* Type 3 and Type 4 interrupts:-

when the INT and \overline{INTO} is activated mean \overline{INTO} is Low and INT is high the interrupt is performed.

3.

procedure

* Accessed by CALL and RET instruction

* Machine code is generate only once in procedure

* Procedure have less memory space

* the stack of memory is cannot define locally

MACROS

* Accessed by the Assemble program in processor

* Machine code is generate for every time when MACROS is called.

* MACROS have more memory space

* stack of memory is defined locally

4 10mscc

10MHz



The required delay $T_d = 10\text{mscc}$

Instruction Selection	Steps for execution
MOV CX, count	4
DEC CX	2
NOP	3
JNZ Label	16

No of cycles for execution is $21316 = 12721$

$$\text{Count } N = \frac{\text{required delay } (T_d)}{n \times T} = \frac{10 \times 10^{-3}}{21 \times 0.1 \mu\text{s}} = 4.761 \times 10^3 = 4762$$

$$\text{Count } (N) = \underline{4762} = 129AH$$

Proc Delay Label

Assume CS: CodeP

MOV CX, 129AH

wait DEC CX

NOP

JNZ wait

RET

Delay ENDP

$$\text{Delay} = 4 \times 0.1 \mu\text{s} + 2 \times 129A \times 0.1 \mu\text{s} + 3 \times 129A \times 0.1 \mu\text{s} + 16 \times 129A \times 0.1 \mu\text{s}$$

$$\text{Delay} = \underline{10\text{mscc}}$$

5.




Nandan Kumar

PRINCIPAL
SIET., TUMAKURU.

Assignment - 05

→ Stack Structure of 8086:

The stack of the CPU is portion of the memory memory is present b/w the Temporary and permanent memory in the CPU.



The stack is a section of memory set aside for storing return address, save content of registers for the calling program while a procedure execute.

In 8086 we can set aside up to 64kb memory as stack.

Register, SS is used to store address of stack segment and SP, BP are the two default part of the stack.

→ The methods of passing the parameters to the procedure are:

- 1) Stack
- 2) Register
- 3) Memory

Stack is a set of sequential data byte and it consists of normal address and physical address as well and stack segment (SS) and stack pointer (SP) are also present. where storing capacity of SS stack segment is

64 bit and stack pointer in 16 bits
Registers - their main task is to store the data.

global declaration:

Assume CS: code, DS: data

data segment

mov ds, 75H

data ends

code segment

start: mov ax, @data

mov ds, ax

mov ax, 75H

mov dx, ax

mov ah, 04ch

int 21h

end start

→
· model small
· data

MSG1 DB 'ENTER THE NUMBER : \$'

MSG2 DB 'THE FACTORIAL : \$'

FACT DW ?

· code

mov ax, @data

mov ds, ax

dmp MSG1

mov ah, 01h

int 21h

sub al, 30h

mov bl, al

Nandhu Kumar

PRINCIPAL
SIET, TUMAKURU.


```
MOV BH, 00H
MOV AX, 0001H
(MP) BX, 0000H
JF LAST
```

```
UP: MUL BX
DEC BX
(MP) BX, 0001H
JF LAST
JMP UP
```

```
LAST: MOV FACT, AX
DISP MSG2
MOV AX, FACT
MOV CL, 04H
AND AX, 0F000H
ROL AX, CL
CALL ASCII
CALL PRINT
MOV AX, FACT
AND AX, 0F00H
ROL AX, CL
CALL ASCII
CALL PRINT
MOV AX, FACT
AND AX, 0F00H
ROL AX, CL
CALL ASCII
CALL PRINT
MOV AX, FACT
```

Principals Signature
PRINCIPAL
SIET, TUMAKURU.

```
AND AX, 00FFH
CALL ASCII
CALL PRINT
MOV AH, 4CH
INT 21H
```

```
ASCII PROC NEAR
```

```
    CMP AX, 09H
    JE DOWN
    JC DOWN
    ADD AL, 07H
```

```
DOWN: ADD AL, 30H
        RET
ASCII ENDP
```

```
PRINT PROC NEAR
    MOV DL, AL
    MOV AH, 02H
    INT 21H
    RET
PRINT ENDP
END
```

Nandha Lakshmi

PRINCIPAL
SIET., TUMAKURU.