

Sri Shridevi Charitable Trust (R.)

SHRIDEVI INSTITUTE OF ENGINEERING & TECHNOLOGY

(An ISO 9001:2008 Certified Institution)

(Recognized by Govt. of Karnataka,

Affiliated to VTU, Belagavi & Approved by the AICTE, New Delhi)



NH-4, Sira Road, TUMAKURU - 572106, Karnataka.



DEPARTMENT OF Electronics and Communication

ASSIGNMENT BOOK

Name : Mr. / Ms. David.S



Subject : Microprocessor

Subject Code : 17EC46

Semester : IV Sem

USN :

1	S	V	1	7	E	C	O	O	3
---	---	---	---	---	---	---	---	---	---



PRINCIPAL
SIET., TUMAKURU.

ASSIGNMENT MARKS

Date	Assignment No.	Max. Marks	Marks Obtained	Course Instructor Signature
20/2/19	1	10	10	Sh 20/2
5/03/19	2	10	10	Sh 5/3
03/04/19	3	10	10	Sh 3/4
29/04/19	4	10	10	Sh 29/4
10/05/19	5	10	10	Sh 10/5
	Average	10	10	Sh 23/5

CERTIFICATE

This is to certify that Mr./Ms. Daniel.s

with USN 1SV17E1003 has satisfactorily completed the course of assignments in the subject of Microprocessor as prescribed by the Visvesvaraya Technological University for the 2nd / TY Sem year/semester

E & C B.E./M.Tech. MBA degree course in the year 2018 -2019

Daniel.s
Signature of the
Student

Sh
23/5/19
Course Instructor

Sh
23/5/19
Head of the
Department

Muniru Imanath

PRINCIPAL
SIET., TUMAKURU.

Assignment-1

1. what is microprocessor? briefly discuss the evolution of

Microprocessor.

⇒ The microprocessor is a program controlled semiconductor device (IC), which fetches (from memory), decodes and executes instructions. It is used as CPU in computers. The basic functional blocks of a Microprocessor are ALU (Arithmetic and logic unit), an array of Registers and a control unit. The Microprocessor is identified with time. The 8086 processor. The 8086, size of data, the ALU of the processor can work with time. The 8086 processor has 16 bit ALU, hence it is called 16-bit processor. The 80486 processor has 32 bit ALU, hence it is called 32-bit processor.

The evolution of Microprocessor:

History shows us that the ancient Baby-machine first began using the abacus in about 500BC. This calculating machinery eventually sparked human mind onto the development of calculating machinery that uses gears and wheels.

In 1971 Intel Corporation released the world's first microprocessor, the Intel 4004, a 4bit microprocessor. It addressed 4096 memory locations of word size 4-bit. The Instruction set consist of 45 different Instructions. It is manufactured using PMOS Technology. The Intel 4004, was soon followed by a variety of microprocessors with most of the major semiconductor manufacturers producing one of most types.

- * First generation Microprocessors
- * Second generation Microprocessors
- * Third generation Microprocessors
- * Fourth generation Microprocessors

Nandini Hemmappa

PRINCIPAL
SIET, TUMAKURU.

What is Microcomputer? what are the components required to build the minimum microcomputer system explain with neat Diagram.

⇒ A Microcomputer system includes two principal components, hardware and software. The hardware is the name given to the physical devices and circuits of the computer system whereas to the program written for the computer Firmware is the term given to the program stored in ROM's or in other devices that keep their stored information even when the power is turned off.


A Microcomputer is a system of one or more integrated circuit devices using semiconductor Technology and digital logic to implement various computer functions on a smaller scale.

These are three main elements in a Microcomputer each has a special role to play in the overall operation of the computer system.

These are three main Elements

1. Central processing unit (CPU)
2. Memory and
3. The I/p and O/p device or ports

The CPU → The heart of the microcomputer system is the CPU. It performs the Numerical processing logical operations and timing functions.



The CPU operations are controlled by a set of Instructions called a program.

Programs are stored in the memory. Data is also kept in memory and processed according to programmed Instructions. The CPU reads in data and control signals through I/O ports, executes one instruction at a time, and sends data and control signals to the outside world through the I/O ports. A typical CPU consists of the following three units

- i) Registers
- ii) ALU
- iii) The control unit

With a neat block Diagram explain the Architecture of 8086


⇒ The 8086 Architecture can be broadly divided into two groups

- i) Execution Unit [EU]
- ii) Bus Interface Unit [BIU]

The Execution unit contains the data and address Registers, the Arithmetic and logic unit and the control unit. The Bus interface unit contains segment registers, memory addressing logic and a six byte Instruction object code queue.

The Execution unit and the BIU operate asynchronously. The EU waits for the instruction object code to be fetched from the memory by the BIU.

The BIU fetches or prefetches the object code (16-bits at a time) and loads it into the SISC bytes queue whenever the EU is ready to execute a new instruction, it fetches the instruction object code from the front of the queue and executes the instruction in specified number of clock periods.



* 8086 Architecture *

Ramya Lingappa

PRINCIPAL
SIET, TUMAKURU.

explain the structure of flag register explaining each bits

→ The Execution unit has a 16-bit flag Register which indicates some conditions affected by the execution of an Instruction Some bits of the flag register control certain operations of the EU the Flag Register in the EU contains nine active flags as shown in figure

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
U	U	V	V	OF	DF	IF	TF	SF	ZF	U	AF	U	PF	V	CF

Flag Register

Six of the Nine flags are used to indicate some condition produced by an Instruction. These condition flags are also called status flags of 8086 / 8088 microprocessors. These are the carry flag, parity flag, Auxiliary carry flag, zero flag and sign flag. The other three control flags are Trap flag, Direction flag and Interrupt flag.

* Condition flags: (carry_flag [CF]): → This flag will be set to one of the addition of two 16-bit binary numbers produces a carryout of the most significant bit position or if there is a borrow to the MSB after subtraction. This flag is also affected when other Arithmetic logical Instruction are executed

Parity_flag (PF): - This flag is set, if the result of the operation has an even number of 1's in the lower 8 bits of the result.

Auxiliary_carry_flag (AF): - This flag is set, when there is a carry out of the lower nibble to the higher nibble or a borrow from the higher nibble to the lower. The Auxiliary carry flag is used for decimal adjust

operation. The AF flag is of significance only for byte operations during which the lower order byte of the 16 bit word is used.

Zero flag (ZF):- This flag is set when the result of an operation is zero. The flag is clear when the result is non-zero.

Sign flag (SF):- The sign flag holds the arithmetic sign of the result after an arithmetic or logic instruction. If S=1, the result is negative and if S=0 the result of the arithmetic operation is +ve.

Overflow flag (OF):- This flag is set when an arithmetic overflow occurs. Overflow means that the size of the result exceeded the storage capacity of the destination and a significant has been lost.

* Control flags:- Trap Flag (TF): This is used for single stepping through a program. It is used for debugging the programs.


Interrupt Flag (IF): It is used to allow/prohibit the interruption of a program when the flag is set, it enables the interrupt from INTR when the flag is clear (0), it disables the interrupt.

Direction flag (DF): It is used for string instruction. If the direction flag is set, the Index registers are decremented else the Index Registers are incremented.

5. What is addressing mode explain the various Addressing mode with examples.

⇒ Addressing Modes:

An instruction is divided into groups of bits called fields. One field, called the operation code (or opcode), indicates what the operation code computer is to do, and the other fields, called the operands, indicate the information needed by the instruction in carrying out its task. Instruction format is shown in fig.



General Instruction Format

An Operand may contain a datum, at least a part of the address of a datum, an indirect pointer to a datum, or other information pertaining to the data to be acted on by the instruction. "The way in which an operand is specified in an instruction is called as Addressing Mode".

The 8086/8088 provides many different ways of addressing operands. Operands may be contained in registers, within the instruction itself, in memory or in I/O ports. In addition, the addresses of memory and I/O port operands can be calculated in several different ways. These addressing modes greatly extend the flexibility and convenience of the instruction set. The various 8086/8088 Addressing modes are:

Addressing modes

- 1) Register A.M
- 2) Immediate A.M
- 3) Relative A.M
- 4) Implied A.M

- 8) Indexed A.M
- 9) Base Indexed A.M
- 10) String A.M

I/O Reference Mode

- 11) Direct I/O A.M
- 12) Indirect I/O A.M

Memory Reference Modes

- 5) Direct A.M
- 6) Registered Indirect A.M
- 7) Base A.M

* Register Addressing Mode: In this A.M., the operands are available in the Register itself. This A.M. is generally the most compact and fastest executing. This is because the Register addresses are encoded in instructions in just a few bits and because these operands are stored entirely within the CPU Registers. They may occur as source operands, destination operands or both. The Registers may be AX, BX, CX, DX, SI, DI, SP or BP and for us 8-bit operand the Registers may be AL, AH, BL, BH, CL, CH, DL, or DH.

Ex: Inc Reg or Inc AX
Add Reg1, Reg2 Add AX, BX

* Immediate Addressing mode:

contained in an instruction. Immediate operands are constant data 16-bits long. Immediate operands may be either 8-bit or because they are available directly from the Instruction queue. The limitations of Immediate operands are that they may only occur as source operands and they are constant values.

Ex: ADD Reg, Data
 MOV Cl, 04H
 Add CX, 1234H

* Relative Addressing Mode:

Specify the operand as a signed 8-bit displacement relative to Instruction pointer (IP).

Ex: JNL Start ; If CF=0, then IP is loaded with current IP + 8-bit signed value of start; otherwise the next instruction

iii) Extended

* Implied Addressing mode:

Instructions using this mode have no operands. The operand used to perform the operation depends on the particular Instruction.

Ex: CLC ; clear carry flag.

What is an instruction list and explain the different Types of Instructions.

⇒ Instruction set of 8086:

The 8086/8088 has approximately 117 different Instructions with about 300 opcodes. The 8086/8088 instruction set contains zero operand, single operand and two operand Instructions except for string Instructions that involve array operations. The 8086/8088 instructions do not permit memory to -memory operations.

The Instructions are divided into the following Functional groups

- 1) Data transfer
- 2) Arithmetic
- 3) Bit Manipulation
- 4) String Manipulation
- 5) Control transfer
- 6) Processor control

* Data transfer Instructions:

Data transfer instructions move single byte, word and double word b/w memory and Registers as well as b/w registers and b/w AL or Ax and I/O ports. Stack manipulation instructions are included in this group as well as instructions for transferring flag contents of flags loading segment registers. The data transfer group instructions can be sub grouped as follows

- a) General purpose Data transfer
- b) Input / Output
- c) Address object
- d) Flag transfer

Nimmi Gangath

PRINCIPAL
SIET., TUMAKURU.

7. With examples explain the following instruction

i) MOV ES, CX

⇒ Register to Segment Register

MOV ES, CX ; Move the contents of CX Register to ES

Before execution: ES-[2000H]-65561H ex: MOV, ES, CX

(X-1000H)

After execution: (X-1000H)

ES-[2000H]-1000H

ii) PUSH Destination (PUSH ES)

⇒ POP transfers the word at the current top of stack (pointed by SP) to the destination operand and then increments SP by 2 to point to the new top of the stack. POP can be used to registers or memory. No flags are affected.

Destination ← (Top of Stack)

iii) XCHG AX, BX

⇒ XCHG [Exchange] switches the contents of source and destination operands. None of the flags are affected.

Dest → Source

XCHG AX, BX ; Exchange the contents of AX and BX

iv) XLAT

⇒ XLAT (Translate Table) replaces a byte in the AL register with a byte from a 256 byte, user-coded translate Table. Register BX is assumed to point to the beginning of the table. It is replaced by the byte of the offset in the table corresponding to AL's binary value - the 1st byte in the table has an offset zero.

Before Execution

AL = 05H
BX = 4000H
DS = 3000H

30	34000
31	34001
32	34002
33	34003
34	34004
35	34005
36	34006
37	34007

AE:

AL = 35H
BX = 4000H
DS = 3000H

The 6th element of the translate table contains 35H, then AL

$$AL = [DS \cdot 16 + BX + AL].$$

v) LEA BX, [BX + DI + 1000H]

\Rightarrow LEA (Load effective Address) transfers the offset of the source operand to the destination operand. The source operand must be a memory operand and the destination operand must be a 16-bit general register. LEA does not affect any flags.

$$\text{Dest} \leftarrow \text{Offset Address}$$

LEA BX, [BX + DI + 1000H]

BX = 400H

DI = 003CH

16-bit Disp = 1000H

BE: BX = 0400H , DI = 003CH

AE: BX = 0923H , DI = 003CH

v) LDS SI, [10H]

\Rightarrow LDS Loads 32-bit or two words from memory into specified destination and DS Registers. Here the source must be a memory operand. A word is taken from memory location whose address is specified as source and loads it into specified destination Register. Next word is taken from memory location whose address is calculated by adding two to source address and is loaded into DS Register.

$DS \leftarrow \text{Address of Source}$
 $DS \leftarrow \text{Address of Source} + 2$
 ex:- $LD\$ SI, [10H]$ $AE = DS = 2000H$
 $BE : DS = 0000H$ $SI = 0180H$
 $SI = 3000H$ $M[60010] = 0180H$
 $M[00010] = 6180H$ $M[60012] = 2000H$
 $M[00012] = 2000H$

vii) ADC (X,DX)

\Rightarrow ADC (Add with carry) seems the operands, which may be bytes or words, adds one if CF is set and replacing the destination operand with the result. Both operands may be signed or unsigned integers or carry from a previous operation, it can be used to wide bottins to add numbers longer than 16-bit.
 ex:- ADC (X,DX)

$BE : (X = 1000H), (X = X + DX + CF)$
 $AF : (X = 3000H), (DX = 2000H) \quad DF = 0 \quad CF = 0$
 $AF : (X = 3000H), (DX = 2000H) \quad PF = 1 \quad CF = 1$

viii) DAA

\Rightarrow DAA - Decimal Adjust for Addition, corrects the result of previously added two valid packed decimal operands, (the destination operand must be Register AL). DAA changes the contents of AL to a pair of valid packed digits if updates AF, CF, PF, SF and ZF; then.

ix) CMP (X,BX)

\Rightarrow $BE \quad (X = 1000H) \quad BX = 1000H$ $(X - BX) \quad ZF = 1 \quad PF = 1$
 $AE \quad (X = 1000H) \quad BX = 1000H$

X) DAS

⇒ DAS [Decimal Adjust for Subtraction] corrects the results of a previous subtraction of two valid packed decimal operands (the destination operand must have been specified as Register AL)

Xi) IMUL

⇒ IMUL (Integer Multiply) performs a signed multiply of the source operand and the Accumulator of the source is a byte, then AL is multiplied and the double byte result is stored in Registers AH and AL. If the source is a word then it is multiplied by Registers AX and the double word result is returned to Registers DX and AX if the upper half of the result is not sign extended from the lower half of the result, CF and OF are set, otherwise they are cleared.

Xii) IDIV

⇒ This instruction is used to divide a signed word by a signed byte or to divide a signed double word by signed word.

Xiii) call Delay

⇒ A subroutine or a procedure is a set of code that can be branched to and returned from in such a way that the code is as if it were inserted at the point from which it is branched to. The branch to a procedure is referred to as the 'Call' and the corresponding branch back is known as 'Return'.

Xiv) JBE / JNA

⇒ Jump on Below or equal / Jump on not above transfers control to the target instruction if (F or ZF = 1)

Assignment - 02

2. Explain the following instructions

i) CMPS

\Rightarrow CMPS \rightarrow (compare string) subtracts the destination byte or word (addressed by DI) from the source byte or word (addressed by SI). CMPS affects the flags but does not alter either either operand. Updates SI and DI to point to the next string element and updates DF, SF, ZF, CF and AF.

$$[DS:SI] - [ES:DI]$$

ii) SCAS

\Rightarrow Scan string subtracts the destination string element (byte or word) addressed by DI from the contents of AL or AX and updates the flags, but does not alter the destination string or the Accumulator.

$$AL - [ES:DI]$$

iii) REP NZ

\Rightarrow REP NZ [Repeat while not ≥ 00]

REP is used as a prefix for MOV and STOS instructions and is interpreted as "repeat while not end of string" ($x \neq 0$). REPNE and REPZ operate similarly for the same prefix. These instructions function as same as REPE and REPZ except that the zero flag must be cleared as the repetition is terminated.

iv) INTO

\Rightarrow Interrupt on overflow generates a software interrupt if the overflow flag (OF) is set, otherwise control proceeds to the next instruction.

halting Instruction without activating an Interrupt procedure.
The address the target Interrupt procedure (type) through
the Interrupt ported at location 10H it turns the TF and IF
bits may be written following an Arithmetic or logical
operator to activate an Interrupt procedure, or overflow
bits.

vii)

- ⇒ HALT (Halt) causes the processor to enter the halt stage
- * When RESET is activated processor comes out of halt stage.
- * Upon the receipt of an maskable Interrupt request on NMI
- * All of interrupts are enabled, upon receipt of maskable Interrupt request on INTR
- * It may be used as an alternative to an endless software loop
- * Instructions where a program must wait for a interrupt.

viii) CLD

- ⇒ CLD (Clear Direction flag) $\rightarrow DF = 0$

vix) Lock

- ⇒ Lock prefix causes the processor to assert the bus lock signals.
- Lock does not affect any flag. This Instruction is mostly used with exchange register with memory Instruction. This Instruction is used in Multiprocessor environment to tell all the other processors that they all disabled from using 8086's System Bus.

Q. With a neat diagram explain the pin diagram of 8086

- ⇒ The Microprocessor 8086 is a 16 bit CPU available in three clock states i.e. 5, 8 and 10MHz, packaged in a 40Pin CERDIP or Plastic package. The 8086 operates in single

Processor or multiprocessor configurations to achieve high performance.
Some of the pins have a particular function in minimum mode and others function in maximum mode.

	Maximum mode	Minimum mode
CIND - 1	40 - VCC	
AD ₁₄ - 2	39 - ADIS	
AD ₁₃ - 3	38 - A ₁₆ /S ₃	
AD ₁₂ - 4	37 - A ₁₇ /S ₄	
AD ₁₁ - 5	36 - A ₁₈ /S ₅	
AD ₁₀ - 6	35 - A ₁₉ /S ₆	
AD ₀₉ - 7	34 - BHE/S ₇	
AD ₈ - 8	33 - MW/MW	
AD ₇ - 9	32 - RD	(HOLD)
AD ₆ - 10	31 - RD/ $\overline{C_{10}}$	(HLDA)
AD ₅ - 11	30 - RD/ $\overline{C_9}$	
AD ₄ - 12	29 - LWR	(WR)
AD ₃ - 13	28 - S ₂	(M/I \overline{O})
AD ₂ - 14	27 - S ₁	(DT/R)
AD ₁ - 15	26 - S ₀	(DEN)
AD ₀ - 16	25 - BS ₀	(ALE)
NMI - 17	24 - BS ₁	(INTA)
INTR - 18	23 - TEST	
Clk - 19	22 - READY	
CIND - 20	21 - RESET	


Pin configuration of 8086

Write the general bus operation of 8086

⇒ All the processor bus cycles consist of at least four clock cycles. These are referred as T₁, T₂, T₃ and T₄. The Address is transmitted by the processor during T₁. It is present on the bus only for one cycle. During T₂ the next cycle, the bus is dedicated for changing the direction of bus for the following data read cycle. The data transferred takes place T₃ and T₄.

In case, an addressed device is slow and shows 'NOT READY' status, wait states (T_w) or master states.

* General Bus operation:




How the address bus and data bus are derived from system bus
⇒ Deriving System Bus:

Address Bus

The 8086 has a multiplexed 16-bit address/data bus (AD_0-AD_{15}) and a multiplexed 4-bit address/status bus (A_{16}, S_5, A_{15}, S_6). The Address can be latched using ALE. For de-multiplexing


- It is using 20 address lines which it decomposes into three latches. One was only for flip-flops and the other two were all eight D_i. It indicates data outputs Q₀ and Q₁ of the latches.



Latching 20-Bit Address of 8086


Data Bus:

8086 has multiplexed 16 bit data bus in the form of AD₀ - AD₁₅. The data can be separated from the address and buffered using two bidirectional buffers 74245. The data can be either transferred from MP to memory or from memory to MP in case of write and read operations. hence bidirectional.




Explain the minimum mode working of 8086 with a neat diagram
 In Minimum mode MN/MX pin is logic 1. In this mode all the control signals are given out by the microprocessor chip itself. There is a single microprocessor in minimum mode system. The remaining components are latches, translators, clock generator, memory and I/O devices. Some type of chip selection logic may be required for selecting memory or I/O devices depending on the address map of the system.
 The latches are built-in output D-type flip-flops like 74LS-73 or 8282. They are used for separating the valid address from the multiplexed address/data signals and are controlled by the ALE signal by 8086.


M/I _O	R _D	D _{EN}	Type
0	0	1	I/O Read
0	1	0	I/O Write
1	0	0	Memory Read
1	1	0	Memory Write



6. with a neat timing diagram explain the dead cycle and write cycle in minimum mode of 8086
- ⇒ The Read cycle begins in T₁ with ALE signal and M/I/O address bus. On negative going edge of this signal the valid signals address low, high or both bytes from T₁ to T₂, the memory or I/O operation.



Read cycle Timing Diagram for minimum mode




Write cycle Timing diagram for Minimum mode


7. With a read timing diagram explain the read cycle and write cycle in maximum mode of 8086
 \Rightarrow In Maximum mode 8086 is operated by strapping the M/ME pin to ground. In this mode processor doesn't care the status

Signals S_2 , S_1 and S_0 Another chip called bus controller decodes the control signals using their status information. In the maximum mode there may be more than one microprocessor in the system configuration.

* Read Timing in Maximum Mode:



* Write memory width Timing diagram in Max Mode:



8. Explain with pin diagram of 74LS373 and 74LS245
 ⇒ Input / output ports are the devices through which the microprocessor communicates with other devices or external data sources / destinations

TO/RD operation is related with reading data from an input device and not an output device and not an output device and TO/WR operation is related with writing data to an o/p device. The control word and status word may be written.

\bar{OE}	1	20	V _{CC}	DIR	1	20	V _{CC}
\bar{CS}	2	19	Q ₇	A ₀	2	19	\bar{CS}
D ₀	3	18	D ₇	A ₁	3	18	B ₀
Q ₁	4	17	D ₆	A ₂	4	17	B ₁
D ₁	5	16	Q ₆	A ₃	5	16	B ₂
B ₂	6	15	Q ₅	A ₄	6	15	B ₃
D ₂	7	14	D ₅	A ₅	7	14	B ₄
D ₃	8	13	D ₄	A ₆	8	13	B ₅
B ₃	9	12	Q ₄	A ₇	9	12	B ₆
B ₄	10	11	Q ₃	END	10	11	B ₇

74LS373 74LS245

Latch o/p port


Buffer (I/O port)

The chip 74LS373, contains eight buffered latches and can be used as an 8 bit o/p port. The chip 74LS245 contains eight buffers and may be used as an 8-bit i/p port. The DIR pin is used for selecting the direction of data flow. The \bar{OE} and \bar{CS} are the chip selects of 74LS373 and 74LS245. D₅ and Q₅ are the latch I/p's and o/p's.

9. Explain with a neat block diagram 8255 PIO
 ⇒ PIO 8255 [Programmable Input Output Port]

The parallel input - output port chip 8255 is also known as Programmable peripheral I/p - o/p port. The Intel's 8255 is

designed for use with Intel's 8-bit, 16-bit and higher capability microprocessors. It has 24 I/O lines which may be individually programmed in two groups of four lines each or 3 groups of 8 lines.



10. Explain the modes of operation of 8255

⇒ Modes of operation of 8255

* There are two basic modes of operation of 8255 - I/O mode and Bi-directional mode (BSR)

+ In I/O mode 8255 ports work as Programmable I/O ports. In BSR mode only port C (PC₀ - PC₇) can be used to set or clear


* Under I/O mode of operation there are three modes of operation of 8255 mode 0, mode 1 and mode 2.

BSR mode:

B ₃	B ₂	B ₁	selected Bits of port
0	0	0	B ₄
0	0	1	B ₁
0	1	0	B ₂
0	1	1	B ₃
1	0	0	B ₄
1	0	1	B ₅
1	1	0	B ₆
1	1	1	B ₇

* In this mode any of the 8-bits of port can be set or clear depending on B₀ of the control word. The bit to be set or clear is selected by bit select flags B₃, B₂ and B₁ of the WR.

* (WR) for BSR Mode




⇒ B₃, B₂, B₁ are from 000 to 111 for bits B₇, B₆, B₅

11. Integrate an I/O port 74LS245 to read the states of switches SW₁ to SW₈. The switches which started you for the 8085 to give the info as 240/0 to the microprocessor system. Show the steps in assembly BL the address of port 51H.

⇒


```

MOV BL, 00H
MOV DX, 0740H
IN AL, DX
MOV BL, AL
HLT
    
```



12. Using 74LS373 O/P ports and (7) Seven segment Display Design
seconds counter that counts zero to nine. Draw the suitable
hardware schematic and write an ALG for this problem Assume
that a delay of one second is available as a subroutine.
Select the port address as 00081H

⇒
 XX: MOV AL, 001H
 YY: XOR AL, AL ; Clear AL
 OUT 081H, AL ; Display 01
 CALL Delay
 INC AL
 CMP AL, 0AH ; Compare with 09H
 JZ XX
 JMP YY



Nimmi Hemmappa
PRINCIPAL
SIET., TUMAKURU.

1. Write an 8086 ALP to rotate the stepper motor in clockwise direction by 360° and then in anticlockwise by 180° . Assume 1.8° step and $100\mu s$ Delay.
2. Explain the following Int 21H DOS Function calls.
i) 01H ii) 02H iii) 09H iv) 0AH
3. Differentiate between CISC and RISC. The Von Neumann and Harvard Architecture.
4. Explain the significance of control word register format of 8086.
5. Write a program to generate triangular wave using DAC 0800
 \Rightarrow
1. ALP to rotate the stepper motor in clockwise direction by 360° and then in anticlockwise direction by 180°
 \Rightarrow

Assume CS: Code segment
Model Small
Code

```
MOV AL, 33h
MOV CX, 200
again: OUT port A, AL
        CALL delay
        ROR AL, 1
        ROR AL, 0
        LOOP again
        MOV AL, 33h
        MOV CX, 100
```

Ports: OUT port A, AL
Call delay
ROL AL, 1
ROL AL, 0
Loop again
MOV AL, 33h
MOV CX, 100

end

Nandu Hemmappa


PRINCIPAL
SIET., TUMAKURU.

2. * Function 01H DOS Function calls
 ↳ Function 01H: (Character input with echo)
 The function 01H takes the input character with echo
 or Read the character
- * Function 02H: (Display the character.)
 The function 02H Displays the character on the screen
- * Function 09H: (Display message or string)
 The function 09H Display the message or string on the user screen
- * Function 0AH: (Buffered Input)
 The function 0AH is taken the Buffered input or Ready the Buffered input


3. Von-Neumann and Harvard Architecture of CPU

* Von-Neumann Architecture:

The putting of the Data and Address to the CPU is taken at a single time and is called Von-Neumann Architecture.



Von-Neumann Architecture



Harvard Architecture

* hardware Architecture: In the hardware Architecture The Data and Address is passed to the CPU so different path is called hardware Architecture

⇒

RISC

- * Simple Address mode are used
- * Instruction takes one or two cycles
- * Few Instructions
- * Most of them have multiple Registers banks
- * Fixed Format Instructions
- * Instruction is executed by hardware

CISC

- * complex Address mode are used
- * Instruction takes multiple cycles
- * complex Instruction set
- * Single Register Bank
- * Variable Format Instructions
- * Instruction is executed by Micro program.

4. 8254

+ control word Registers:

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
SC ₁	SC ₀	RL ₁	RL ₀	M ₂	M ₁	M ₀	X

* SC → Select control
+ RL → Read and Load
+ Mode Selection

The control word Registers having the 8 bit of size that is named as mask and the D₀ is BCD or hexa Decimal

Count whenever we are using BCD count we select Do as 1 or Do as 0 will count hexadecimally values.

BCD	1
Hex	0

* Mode Selection:

M_2	M_1	M_0	operation
0	0	0	mode 0
0	0	1	mode 1
X	1	0	Mode 2
X	1	1	Mode 3
1	0	0	Mode 4
1	0	1	Mode 5

* Read and load the bytes:-

RL_1	RL_0	operation
0	0	load counter
0	1	Read and load LSB first only
1	0	Read and load MSB first only
1	1	Read and load LSD first and then MSB

Where * LSD \rightarrow Least significant byte

* MSD \rightarrow Most significant byte

* Select counter:

SC_1	SC_0	Operation
0	0	counter 0
0	1	counter 1
1	0	counter 2
1	1	voltage

5.
=>

.model small
Stack 10H
~~data~~
portA
Assume CS:code
code segment
start:
MOV AL, 80H
OUT (WR, AL)
MOV AL, 00H
Outr : OUT portA, AL
INC AL
CMP AL, FFH
JB Back
Bailt : OUT portA, AL
DEC AL
CMP AL, 00
JA Bailt
JMP Back
code ends
End start

1	0	0	0	0	0	0	0
---	---	---	---	---	---	---	---

= 801+

Naveen Lingappa

PRINCIPAL
SIET., TUMAKURU.

Scanned with CamScanner


Assignment 4

1. Explain the operation of i) PUSH and POP instruction
ii) CALL and RET instruction
2. Draw the interrupt vector table and write the sequence of operations that are performed when interrupt is detected.
3. Differentiate b/w Procedures and Methods.
4. Write A program to generate a Delay of 10ms using 8086 microprocessor operating at 10MHz Frequency showing calculation for Delay
5. Explain the stack structure of 8086
6. What are Methods that can be used to pass the parameter to the procedure explain any two of them
7. Write ALP to find factorial of given number.
⇒

1. *PUSH and POP instruction:

⇒ In the stack it contains a set of sequentially arranged data bytes with the last bytes in appearing on the top of stack.

When the PUSH instruction is done the element of the given address is pushed to the stack and whenever the POP instruction is called the elements present in the stack is taken to the main program it is done as First In Last Out.



Nandini Lingappa

PRINCIPAL
SIET, TUMAKURU.

* call and RET instruction:-

⇒ The call is instruction that calls the subroutine to the main program. When even call is executed the subroutine of the call program is executed after that using RET instruction it come back to the main program.

⇒ RET: The RET instruction that return after every call instruction completed and RET is executed to return back to the main program.

There are 4 types of RET instruction:

- i) RET within segment
- ii) RET within segment and multiplied by 16-bit
- iii) RET with intersegment
- iv) RET with intersegment and multiplied by 16-bit

⇒ Interrupt vector table:-

		Address ↓	Comments ↓
Type 0	{ ISR IP CS;	0000H + 9 0002H	→ Reserved for divided by zero from
	{ ISR IP CS;	0004H + 9 0006H	→ Reserved for INT single step instruction
Type 2	{ ISR IP CS;	0008H + 9 00A8H	→ Reserved for NMI
	{ ISR IP CS;	000CH 00E8H	→ Reserved for INT for byte instruction
Type 4	{ ISR IP CS; ! ! !	0010H 0012H 0014H	→ Reserved for INTO for single instruction
	{ ISR IP CS; ! ! !	0016H 0040H 004NH + 21H	→ Reserved for INT 2 byte instruction
Type FF	{ ISR IP CS;	003FEH 00FFH	

FF = 255

34

Scanned with CamScanner

SIET

Nimmi Gummagutte

PRINCIPAL
SIET, TUMAKURU.

- * Type 0 interrupt:- whenever the division by zero form is obtained in the program Type 0 interrupt is performed and Type 0 interrupt having higher priority than all other interrupts.
- * Type 1 interrupt:- when for single time delay is required then the INT interrupt instruction.
- * Type 2 interrupt:- when the NMI pin is performed it having separate PIN ~~as~~ in the 8086 it also have a higher priority than all other interrupts except the Type 0 (divided by zero) instruction.

* Type 3 and Type 4 interrupt:

When the INT and $\overline{\text{INT}}$ is activated mean $\overline{\text{INT}}$ is low and INT is high the interrupt is performed.

3.

Procedure

- * Accessed by CALL and RET instructions
- * Machine code is generated only once in procedure
- * Procedure have less memory space
- * The stack of memory is cannot define locally

MACROS

- * Accessed by the Assembly program in procedure
- + Machine code is generated every time when MACROS is called.
- + MACROS have more memory space
- + stack of memory is defined locally

4 10MHz 10MHz

\Rightarrow The required delay $T_d = 10 \text{ msec}$

Instruction Selection	Time for execution
MOV CX, count	4
DEC CX	2
NOP	3
JNZ Label	16

No. of cycles for execution = $2 + 3 + 6 = 11$

$$\text{Count } N = \frac{\text{required delay } (T_d)}{\text{time}} = \frac{10 \times 10^{-3}}{2 \times 0.1 \text{M}} = 4.761 \times 10^3 = 4762$$

$$\text{Count } (n) = \underline{4762} = 129AH$$

Proc Delay Label

Assume CS: Code P

MOV CX, 129AH

Wait DEC CX

NOP

JNZ Wait

RET

Delay ENDP

$$\text{Delay} = 4 \times 0.1 \text{M} + 2 \times 129A \times 0.1 \text{M} + 3 \times 129A \times 0.1 \text{M} + 16 \times 129A \times 0.1 \text{M}$$

$$\text{Delay} = 10 \text{ msec}$$

5.

\Rightarrow


Murari Lingappa

PRINCIPAL
SIET, TUMAKURU.

Assignment - 05

→ Stack Structure of 8086:

The stack of the CPU is portion of the memory present b/w the temporary and permanent memory in the CPU.



The stack is a section of memory set aside for storing return address, save content of registers for the calling program while a procedure execute.

In 8086 we can set aside up to 64kb memory on stack.

Registers SS is used to store address of stack segment and SP BP are the two default part of the stack.

→ The methods of passing the parameters to the procedure are:

1) Stack

2) Registers

3) Memory

Stack is a set of sequential data bytes and it is consist of normal Address and physical Address as well and stack segment (SS) and stack point (SP) are also present where storage capacity of SS stack segment is 64 kb.

Nandini Hemmappa

PRINCIPAL
SIET., TUMAKURU.

Scanned with CamScanner

Global and stack pointed to 16 bits

Registers - their main task is to store the data.

global declaration:

Answer is: code, ds: data

Data segment

Mov ds, 75H

Data ends

Code segment

start: Mov Ax, @data

Mov ds, Ax

Mov Ax, 75H

Mov BX, Ax

Mov AH, 04H

Int 21H

end start

7
⇒

.model small
.data

MSG1 DB 'ENTER THE NUMBER : \$'

MSG2 DB 'THE FACTORIAL : \$'

FACT DW ?

.code

Mov AX, @data

Mov DS, AX

Lea DP MSG1

Mov AH, 01H

Int 21H

SUB AL, 30H

Mov BL, A2

Nimmi Lemmappa

Scanned with CamScanner

PRINCIPAL
SIET, TUMAKURU.

MUL BH, 001H
MOV AX, 0001H
(MP BX, 0000H
JE LAST

UP: MUL BX
DEC BX
(MP BX, 0000H
JE LAST
JMP UP

LAST: MOV FACT, AX

1) ISP MSG2
MOV AX, FACT
MOV CL, 04H
ANI AX, 0F00H
ROL AX, CL
(ALL ASLII
(ALL PRINT
MOV AX, FACT
AND AX, 0F00H
ROL AX, CL
(ALL ASCII
(ALL PRINT
MOV AX, FACT
AND AX, 00F0H
ROR AX, CL
(ALL ASLII
(ALL PRINT
MOV AX, FACT

Nimmi Lemmyathu

PRINCIPAL
SIET, TUMAKURU.

AND AX, 000F1H
(ALL ASCII
CALL PRINT
MOV AH, 4CH
INT 21H

ASCII PROC NEAR
CMP AX, 09H
JE DOWN
JC DOWN
ADD AL, 07H
DOWN: ADD AL, 30H
RET
ASCII ENDP

PRINT PROC NEAR
MOV DL, AL
MOV AH, 09H
INT 21H
RET

PRINT ENDP
END.

Munirunnisa

PRINCIPAL
SIET., TUMAKURU.