

SHRIDEVI INSTITUTE OF ENGINEERING & TECHNOLOGY, TUMKUR-06 <u>DEPARTMENT OF ELECTRONICS & COMMUNICATION ENGINEERING</u>



ACADEMIC YEAR 2019-2020

The following is the list of students undergone the value added course on "ASIC BASED VLSI DESIGN" for a duration of two weeks from 21st March 2020 to 5th April 2020.

Academic year 2019-2020 (8thsem)

SI No	Name of The Student	USN	Student signature
1	RAMYA K	1SV14EC026	Tamarya
2	RASHMIN BEGAM H	1SV14EC029	R
3	ARUNCG	18V15EC005	Again.
4	BHAVANA N	1SV (5EC007	Phonesia
5	GAGANASK	19V15EC013	Cogun
6	KAVYAS	1SV15FC018	Kongo.
7	NOOR AYESHA	1SV15EC027	James with
8	RAGHURAJ G K	1SV15EC035	Dogle
9	USHA Y M	1SV15EC049	Hel
10	VISHWASSP	1SV15EC052	Ostavas
11	ANUSHA T P	1SV16EC402	Huche

Coordinator

PRINCIPAL SIET. TUMAKURU.

HOD

HOD OCH OF ERC Sic.T, Turricar-6